An 8-by-8 Point 2D DCT Processor Based on the GALS Approach
نویسندگان
چکیده
In this paper we describe an implementation of a 2dimensional DCT processor and shows that the GALS (Globally Asynchronous Locally Synchronous) approach is highly suitable for implementation of such processors. Primarily it increases the design efficiency by using the divide-and-conquer approach.
منابع مشابه
GALS Implementation of a 2-D DCT Processor
This paper describes an implementation of a 2-dimensional DCT processor and shows that the Globally Asynchronous Locally Synchronous (GALS) approach is highly suitable for implementation of such processors. Primarily the GALS approach increases the design efficiency by using the divide-and-conquer approach. Simulation results on the port controller are presented.
متن کاملPort Controllers for a Gals Implementation of a 2-d Dct Processor
This paper describes an implementation of a 2-dimensional DCT processor and shows that the Globally Asynchronous Locally Synchronous (GALS) approach is highly suitable for implementation of such processors. Primarily the GALS approach increases the design efficiency by supporting the divide-and-conquer approach. The port controllers described uses standard cells to minimize the design effort wh...
متن کاملRNS Implementation of Two Dimensional Discrete Cosine Transform over FPL Devices
The FPL implementation of an 8×8 Two Dimensional Discrete Cosine Transform (2D-DCT) processor based on the Residue Number System (RNS) is presented in this paper. It makes use of a Fast Cosine Transform (FCT) algorithm that requires a single multiplication stage for each signal path, while most other algorithms include paths with more than one multiplication. The row-column decomposition techni...
متن کاملA High-Throughput and Memory-Efficiency 2-D DCT Architecture Based on CORDIC Rotation
2-D Discrete Cosine Transform (DCT) applies on image data compression and saves more memories. In this paper, we use fast DCT algorithm, and propose a parallel-pipelined architecture to implement a 8 8× DCT/IDCT processor. This architecture involves two 8-point DCT processors, dual-bank of SRAM (128 words) and the coefficient ROM, three multiplexers, timing controller and 7-bit counter. The ker...
متن کاملA DCT Architecture based on Complex Residue Number Systems
In this paper a high-performance 1-D DCT processor is shown. It is based on a FFT algorithm that benefits from complex residue arithmetic to reduce the number of operations required. The array is based on the Quadratic Residue Number System (QRNS) which enables the implementation of complex adders (multipliers) with only two modular adders (multipliers). Thus, the number of additions and multip...
متن کامل